SU1541596A1  Division device  Google Patents
Division device Download PDFInfo
 Publication number
 SU1541596A1 SU1541596A1 SU884408159A SU4408159A SU1541596A1 SU 1541596 A1 SU1541596 A1 SU 1541596A1 SU 884408159 A SU884408159 A SU 884408159A SU 4408159 A SU4408159 A SU 4408159A SU 1541596 A1 SU1541596 A1 SU 1541596A1
 Authority
 SU
 USSR  Soviet Union
 Prior art keywords
 input
 outputs
 output
 register
 divider
 Prior art date
Links
 241001442055 Vipera berus Species 0.000 claims abstract description 28
 230000001360 synchronised Effects 0.000 claims 1
 230000000875 corresponding Effects 0.000 abstract description 4
 230000015572 biosynthetic process Effects 0.000 abstract 1
 238000005755 formation reaction Methods 0.000 abstract 1
 238000010586 diagram Methods 0.000 description 6
 239000011159 matrix material Substances 0.000 description 3
 238000000034 method Methods 0.000 description 1
Abstract
The invention relates to the field of computer technology and can be used in universal and specialized computers for building devices for dividing numbers. The aim of the invention is to increase the reliability of the result of the division and the speed of the device. The device contains registers divisible 1, divider 2 and private 3, switch 4, block 5 dividing truncated numbers, multiplication unit 8, first private correction unit 7, first subtractor 10, two adders 11, 12, control unit 13, and also entered second unit The 6 quotients of the quotient and the second subtracter 9 with the corresponding connections, which allow to get the Kbit quotient at any values of the truncated dividend (remainder) and the divider, ensure the correction of the remainder in the case of the formation of the Kbit quotient of its larger true on the value of two units the least significant bit. 6 Il.
Description
SP
J
SL
WITH
about
The invention relates to computing and can be used in highspeed arithmetic devices for performing a division operation.
The purpose of the invention is to increase the reliability of the result of the division and the speed of the device.
FIG. 1 shows the functional scheme of the device for dividing; in fig. 2 is a functional block diagram of a truncatednumber division for the case in FIG. 3 is a functional diagram of a block of a block of truncated numbers; in fig. 4 is a functional diagram of the second block of correction of the particular case for FIG. 5 is a functional diagram of the first correction block for the particular case of FIG. 6 is a functional block diagram.
The device for dividing (Fig. 1) contains the registers of Divisible 1, divider 2 and private 3, switch 4, block 5 dividing truncated numbers, second 6 and first 7 private correction blocks, block 8 multiplication, second 9 and first 10 subtractors, first 11 and second 12 adders, control unit 13, device data input 14, device synchronization input 15, device result output 16, outputs 1721 of control unit 13, highorder output 22 of the first subtractor 10, high output 23 of the first adder 11, outputs 24 bits of the register 1 of the dividend, outputs 25 high bits s of the register 1 divisible, outputs 26 bits of the register 2 dividers, outputs 27 high bits of the register 2 dividers outputs 28 lower C bits and output 29 high bits of the block 5 division of truncated numbers, outputs 30 of the second block 6 of correction of the private, outputs of the first 31 and the second 32 groups of the multiplication unit 8, the outputs 33 of the difference and the loan 34 of the second subtractor 9, the outputs 35 of the first subtractor 10, the outputs 36 of the first adder 11, the outputs 37 of the second adder 12, the outputs 38 of the switch 4
Block 5 dividing the truncated numbers (Fig. 2) contains a matrix of cells 39, an input 40 of logical O, and an input 41 of logical 1. Cell 39 (Fig. 3) contains an unequal element 42, a onebit binary adder 43, an input of 44 bits of the dividend (remainder A) cells, input 45 bit yes divider check
,
Q 5 0
5 Q Q
five
five
ki, control input 46 (on this, the input is the value of the corresponding private digit) of the cell, input 47 of the cell transfer, output 48 of the cell total, output 49 bits of the cell divider, output 50 of the cell transfer, output 51 of the private cell.
The second block 6 correction private (Fig. 4) contains a group of 52 elements S1I. The first private correction block 7 (Fig. 5) contains a subtractor 53 and an And 54 element. The control block 13 (Fig. 6) contains a counter 55, a memory of 56 microcommands, two elements And 57 and 58 and an ISNOT element 59.
Consider the functional purpose and implementation of the main units and units of the device for dividing.
The registers 1 and 2 of the dividend and the divider, respectively, are intended for the temporary storage of binary codes of the dividend (residuals) and the divisor. The register 1 is divisible (n + 1) digit, of which one bit is located to the left of the comma and n bits  to the right of the comma. Register 2 of the divider contains n bits, which are all located to the right of the decimal point. At the beginning of the division operation, the binary codes of the dividend and the divider, which are correct positive fractions, are loaded into these registers (the dividend is loaded into the n lower bits of register 1).
The private register 3 is intended to store the private one and is implemented as a register with the possibility of shifting to K bits towards the higher bits.
i
Switch 4 is designed to transmit information to the information inputs of the register 1 dividend information from four directions through the corresponding groups of inputs. The first group of inputs receives the value of the dividend from the input 14 of the device data, through the second group of inputs  the value of the corrected remainder from the outputs 36 of the first adder 11 (the case when the value of the particular at output 30 exceeds the true value by one loworder unit)  the value of the remainder from the outputs 35 of the first subtractor 10 (cases when the value of the particular at output 30 coincides with the true value of the particular), and after the fourth group
5134
inputs  the value of the corrected remainder from the outputs 37 of the second adder 12 (the case when the value of the particular at output 30 exceeds the true value by two units of the least significant bit).
Block 5 for dividing truncated numbers is designed to receive (K + 1 bit private from the target 2K divisible bits, coming from the outputs of 25 register 1, and the older K bits of the divider, coming from the outputs 27 of register 2 of the divider. With small values of K block 5 dividing the truncated numbers can be developed according to the corresponding truth table, either as a highspeed logical encoder or as a fast search table implemented on the ROM, and in this case it is expedient to implement block 5 together with the second block 6. Correction of quotient. For large values of K, the implementation of block 5 in the form of a highspeed singleended matrix division scheme, using an algorithm with or without restoring the remainder and all known means of accelerating the implementation of these algorithms, is more preferable. Figure 5 dividing truncated numbers In Fig. 2, for the case of K4, a functional diagram of block 5 is shown in the form of a singleended matrix division scheme without restoring residuals constructed from singletype cells.
The value of the quotient obtained at the outputs 28 and 29 of block 5 by dividing the value of 2K senior bits of the (remainder) by K older divider bits, may be either equal to the value of K senior bits of the true quotient obtained by dividing nbits numbers, either one or two more units of the minor.
The second block 6 is intended for preliminary correction of the values of the quotients generated in the outputs 28 and 29 of the division unit 5. If in block 5 of dividing a quotient is formed, for which the value of (KI) th (senior) bit is equal to one, then the outputs of the group of 52 elements OR form the value of the corrected Kbit particular type 11 ... 1. If value (Krtl) ro bit yes
15966
is equal to zero, then the value K of the lower digits of the quotient, formed at the outputs 28 of dividing unit 5, r is transited to the outputs 30 of unit 6.
The first block 7 of correction is intended for the final correction of the quotient formed in the current clock cycle. As was shown above, the value of Kbit private, coming from output 30 of block 6 to the input of private block 7, in some cases may be greater than the true value of Kbit private and then in block 7 subtracting from K bit private value of a unit or two units of its lowest bit. If there are 22 logical signals at the output
five
0
five
0
five
0
five
0
five
In block 7, subtracting from a Kbit private unit of its loworder bit is performed if output 23 is a logical O signal, and two units of its younger bit, if output 23 has a logical signal:. To do this, use the loworder input of the subtractive subtractor 53 and the loan input of the subtractor 53. A logical O signal is applied to the highlevel inputs of the subtracable subtractor 53 from input 40.
In multiplication unit 8, the Kbit quotient quotient formed at the outputs 30 of the second quotient correction block 6 is multiplied and input to the second group of inputs of block 8 and the nbit divider stored in register 2 and fed to the first group of inputs of block 8 from outputs 26 of register bits 2. At outputs 31 and 32 of the first and second groups of block 8, a product is formed in a twodigit code (as two numbers), Block 8 multiplication is a combination type and can be implemented as a combination of n / K digth binary multipliers.
With the help of subtractors 9 and maintenance of adders 11 and 12, three possible residual values are formed in the device, one of which is recorded as a new residual through switch 4 into divisor register 1 depending on the value of the Kbit private at output 6 of block 6. If Kbit quotient is equal to true Kbit quotient, then in register 1 is divisible as a new remainder
the remainder value from outputs 35 of the first subtractor 10 is entered, if Ktime the real quotient is greater than the true Kbit quotient by one unit of its lowest bit, then a new residue is formed at the outputs 36 of the first adder 11, if by two units its younger bit, then at outputs 37 of the second adder 12.
The second subtractor 9 is a combination type and is made according to the subtractor principle without extending the loan. In the subtractor 9, the divisible product generated at the outputs 31 and 32 of the multiplication unit 8 is multiplied in the tworow code. The result of the subtraction is formed at the outputs 33 and 34, respectively, of the difference and the loan of the subtractor 9 in a twowire code.
The first subtractor 10 is designed to subtract from the value of the difference formed by the outputs 33 of the second subtractor 9, the loan value formed at the outputs 34 of the second subtraction gel 9. The first subtractor 10 is a combination type with an accelerated spread of the loan. It can be replaced by a highspeed adder if the information arriving at its input is deductible, inverted, and the input of the transfer of the adder is given a logical 1 signal. If the difference of the dividend (remainder) stored in re. Since the 1S master and the product formed at the outputs of the multiplication unit 8 are positive, then in the higher order of the first subtractor 10 a logical value of O is formed; if this difference is negative, then in the higher order of the first subtractor of 10, the value of logical
f 4 TI
The first 11 and second 12 adders are designed to correct a certain intermediate value of the remainder of the first subtractor 10 formed at the outputs 35, if at the outputs 30 of block b a partial quotient greater than the true value is obtained. At the first adder 11, the value of the remainder is added to the value of the remainder, and at the second adder 12  the double value of the divider. From outputs 36 and 37 of the first 11 and second 12 adders, the adjusted residual values are fed to the inputs of switch 4. If the difference, having received the first subtractor 10 from outputs 35 of the first subtractor 10, is greater than the dividend or remainder value stored in register 1, the value exceeds the divider, then in the highest bit of the first adder 11, logical 1 is formed, otherwise  logical O.
ten
15
20
25
thirty
35
40
45
50
55
The control unit 13 coordinates the operation of the nodes and units of the device when performing in it the division of two numbers.
The device works as follows.
Before commencing the division, respectively, division 1 of the dividend and register 2 of the divider is entered into the nbit divisible code and nbit divider code, respectively, the counter 55 is reset, and the private register 3 is zeroed (the dividend is loaded into n the least significant bits of register 1, the most significant bit of which is written to zero). The process of determining the quotient consists of m cycles, in each of which K binary digits of the quotient are formed (where
m is the number of Kbit groups of parts
foot).
Each cycle starts with the definition of a Kbit quotient formed in block 5. Then the Kbit quotient formed at output 30 of block 6 is multiplied by an nbit divider in block 8 multiplication and the second 9 and first 10 subtractors are formed the remainder is equal to the difference between the previous remainder and the resulting work. At the end of the division cycle, depending on the value of the new balance, the register 1 of the dividend, through the switch 4, records information from three possible sources. The source is selected by the control unit 13, where the values of the higher bits of the first subtractor 10 and the first adder 11 are received. received at the first subtractor 10 is negative, then correction is required for a single or double divider value, which is performed on the first 11 and second 12 adders, respectively. If the correction result of the ostat on a single divider value is positive, then the information in register 1 of the dividend is received from the outputs of the first adder 11, otherwise from the outputs of the second adder 12. Simultaneously with the correction of the remainder, the Kbit is corrected in block 7, where, as in control block 13, the values of the higher bits of the first subtractor 10 and the first adder 11 are received. At the end of each division cycle, the Kbit private is written to the youngest part of register 3, which is released shift to register e 3 information. on Kbits toward older bits
Claims (1)
 Invention FormulaA device for dividing, containing registers of the dividend, divisor and quotient, switch, divider of truncated numbers, multiplication unit, first private correction block, first subtractor, two adders and control unit, the device data input connected to the divider information input and the first the information input of the switch, the output of which is connected to the information input of the register of the dividend, the outputs of the 2K most significant bits of which are connected to the inputs of the divisible division block of truncated numbers, the inputs of the divider which are connected S with outputs To the upper bits of the register of the divider, the bit outputs of which are connected to the first inputs of the multiplying unit, the input of the first term of the first summator is connected to the output of the first subtractor, the output of the highest bit of which is connected to the first correction input of the first private correction unit, the output of the first the adder is connected to the second information input of the switch, the first and second control inputs of which are connected respectively to the first and second outputs of the control unit, the thirdQ 050 "fivethe stroke of which is connected to the inputs of the register of the dividend and the private register, the output of which is connected to the output, the result of the device, the synchronization input of which is connected to the synchronous inputs of the register of the dividend, divider and private and the control unit, the fourth and fifth outputs of which are connected respectively to the recording input The divider register and the output signal of the end of the division of the device, characterized in that, in order to increase the speed and reliability of the result of curing, the second block of correction of the private and the second subtractor, the input of which is decremented is connected to the output of the register of the dividend, and the inputs of the subtracted and the loan, respectively, with the outputs of the first and second groups of the multiplication unit, the second input of which is connected to the input of the private first correction block and the output of the second correction block, whose correction connected, respectively, to the higherorder outputs and To the lowerorder bits of the truncated number division unit; the third information input of the switch is connected to the output of the first subtractor and the input of the first ate: ae The second adder, the input of the second addend of which is connected to the input of the second addend of the first adder and the register of the divider, and the output to the fourth information input of the switch, the difference and borrower outputs of the second subtractor are connected respectively to the inputs of the reduced and subtracted first subtractor, the output of which is connected to the first input of the control unit, the second input of which is connected to the output of the higher bit of the first adder and the second correction input of the first correction unit privately of which outputs are connected to data inputs of younger K bits Private registers.
Priority Applications (1)
Application Number  Priority Date  Filing Date  Title 

SU884408159A SU1541596A1 (en)  19880411  19880411  Division device 
Applications Claiming Priority (1)
Application Number  Priority Date  Filing Date  Title 

SU884408159A SU1541596A1 (en)  19880411  19880411  Division device 
Publications (1)
Publication Number  Publication Date 

SU1541596A1 true SU1541596A1 (en)  19900207 
Family
ID=21367883
Family Applications (1)
Application Number  Title  Priority Date  Filing Date 

SU884408159A SU1541596A1 (en)  19880411  19880411  Division device 
Country Status (1)
Country  Link 

SU (1)  SU1541596A1 (en) 

1988
 19880411 SU SU884408159A patent/SU1541596A1/en active
NonPatent Citations (1)
Title 

Авторское свидетельство СССР № 802962, кл. G 06 F 7/52, 1978. Авторское свидетельство СССР № 1203515, кл. G 06 F 7/52, 1984. / * 
Similar Documents
Publication  Publication Date  Title 

US5798955A (en)  Highspeed division and square root calculation unit  
GB815751A (en)  Improvements in electric calculators and accumulators therefor  
GB1390385A (en)  Variable length arithmetic unit  
US4110831A (en)  Method and means for tracking digit significance in arithmetic operations executed on decimal computers  
SU1541596A1 (en)  Division device  
US3462589A (en)  Parallel digital arithmetic unit utilizing a signeddigit format  
SU1767497A1 (en)  Divider  
SU1709301A1 (en)  Division device  
RU1783522C (en)  Divider  
SU1282117A1 (en)  Dividing device  
SU1478212A1 (en)  Divider  
SU1003074A1 (en)  Device for parallel algebraic adding in signdigit number system  
SU1097999A1 (en)  Device for dividing ndigit numbers  
SU1735844A1 (en)  Device for dividing numbers  
SU408305A1 (en)  Device for extracting square root  
Morris  Binary Codes and Arithmetic Processes  
SU802962A1 (en)  Dividing device  
SU1229757A1 (en)  Multiplying device  
SU1104508A1 (en)  Dividing device  
SU732868A1 (en)  Device for dividing nbit numbers  
US3813623A (en)  Serial bcd adder  
Morris  Arithmetic Processes  
SU1026139A1 (en)  Device for dividing ndigit binarydecimal coded numbers  
SU1803913A1 (en)  Division device  
SU758153A1 (en)  Device for dividing binary numbers by three 